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It has been verified by theoretical analysis, circuit simulation and test that two
switch transistors in parallel in a simple sample and hold circuit can be achieve high speed
with low error voltage due to charge injection. The wide transistor provides low RC time
constant when it is closed and the narrow one ensures a low error voltage. However, trade-
off can be made in a specific application. A concise analytical expression for switch-
induced error voltage on a switched capacitor is derived in this thesis. It can help designer
to make the optimum decision. Experimentally, it was found that the optimum size of the
wide transistor is several times wider than the narrow one.
Delayed clock scheme can be used to make charge injection signal-independent in
a basic integrator structure. Using two transistors with different sizes and clock duty
cycles in parallel can take advantage of the fast speed of the wide transistor and the small
charge injection error of the small transistor. However, the combination of the two
devices, including the size and clock duty cycles, should be chosen carefully to achieve
the improvement.
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 Analysis and Measurement of Charge Injection in Switched-Capacitor Circuits 
Chapter 1. Introduction 
This thesis presents the analysis and measurement of charge injection in switched-
capacitor circuits. Performance of the structure that has two switch transistors with 
different sizes in parallel is analyzed by a derived closed-form expression and verified by 
a test circuit. This switch structure can also be used to improve the performance of other 
switched-capacitor circuits, such as a basic integrator circuit with a delayed clock scheme. 
1.1 Background 
Presently, the most popular technology for realizing microcircuits makes use of 
MOS transistors. MOS transistors are actually four-terminal devices, with the substrate 
being the fourth terminal. The simplified cross section of an N-channel enhancement 
MOSFET is shown in Figure 1.1. When the gate-source voltage VGS is larger than the 
threshold voltage VT, the channel is present. The channel charge density is proportional to 
VGS -VT. When the MOSFET is being turned off, the channel charge will flow from under 
the gate out through the terminals to other elements in the circuit. This phenomenon is 
called charge injection. 
Gate 
Drain Source 
p-substrate 
Figure 1.1: An n-channel MOS transistor 2 
The charge injection error in switches is one of the factors limiting the accuracy of 
high-speed circuits. This effect reduces the performance and maximum clock frequency of 
the circuits in applications such as sample-and-hold stages, A/D converters, switched-
capacitor and switched-current filters. The accuracy of instrumentation circuits also suffers 
from this error. 
The simplest way to reduce errors due to charge injection is to use large capacitors. 
However, this needs large silicon area and slows down the circuit as well. 
An alternative approach for minimizing errors is to use fully differential design 
techniques. The errors now are due to mismatches in the charge injection of the circuit 
structure, which will typically be at least ten times smaller than in the single-ended case [1]. 
Some techniques, such as dummy switches [2], are based on the fact that channel 
charges flow to the source and drain equally when the fall rate of clock signal is very high. 
Transmission gates also obtain better performance against charge injection. 
Other than making the error voltage level lower, another goal is to make the charge 
injection signal-independent so that there is no nonlinearity and distortion problem. 
Normally the delayed clock scheme is used to solve this problem [1][3]. 
1.2 Outline 
Chapter 2 describes modeling, simulation and some experimental results for charge 
injection in a simple sample-and-hold circuit. A concise model for the parallel switches is 
derived. Chapter 3 analyzes and simulates charge injection of a critical switch in a basic 
integrator circuit. Conclusion and direction for future work are given in Chapter 4. 3 
Chapter 2. Charge Injection in a Sample and Hold circuit 
The next two chapters deal with the analysis and measurement of charge injection 
in two basic switched-capacitor circuits, sample and hold (S/H) circuits and integrators. 
This chapter describes the modeling, simulation and some experimental results for charge 
injection in an RC S/H circuit, while the next chapter describes the analysis and simulation 
of charge injection of a critical switch in the basic integrator circuit. 
2.1 Introduction 
In a monolithic sample-and-hold circuit, the signal is stored on a capacitor. The 
accuracy of sample-and-hold circuits is disturbed by charge injected when the sampling 
switch turns off. The majority of sample-and-hold circuits are implemented using MOS 
technologies because the high input impedance of MOS devices allows an excellent 
holding function. An example of these circuits is show in Figure 2.1. When the switch 
vs 
Figure 2.1: A sample-and-hold circuit with signal source resistance and capacitance 
connecting the signal-source node and the data-storage node is turned on, the data stored in 
CL at the storage node A will be held until the next operation occurs. However, a MOS 
switch is not an ideal switch. Mobile carriers are stored in the channel when an MOS 
transistor conducts. When the transistor turns off, the channel charge exits through the 
source, the drain, and the substrate. Experiment in [4] showed that when the fall time of the 4 
clock signal is much larger than the longest time needed by mobile charges to reach one end 
of the channel, the charges leaking to the substrate could be neglected. Therefore, the 
switch transistors with short-channel lengths can make use of this feature. However, the 
charge transferred to the data node during the switch turning-off period superposes an error 
component on the sampled voltage. In addition to the charge from the intrinsic channel, the 
charge associated with the feedthrough effect of the gate-to-diffusion overlap capacitance 
also adds to the error voltage after the switch turns off [5]. 
2.2 Modeling the Switch Charge Injection 
There have been some attempts to model the switch charge injection. A qualitative 
observation regarding a simplified case was made by Macquig [6]. Equations for the 
general case were derived and solved numerically by J.H. Shieh et al. [5]. This model was 
also validated with experimental evidence and its limitations were delineated by G. 
Wegmann et al. [4]. These results are based on an equivalent lumped model for the 
transistor, which guarantees node charge conservation. This configuration of the lumped 
model is not arbitrarily chosen but results from an exact analysis of the distributed 
MOSFET model as discussed in [7]. Analysis has shown that a slow switching slope 
(especially falling slope) and small transistor size can help to reduce the charge injection 
error. Another solution, introduced by Vittoz [2], is to step down the gate voltage first to a 
value just above VT. Most of the channel charge is then released but is still able to flow 
back to the signal source capacitance before the transistor is fully opened in a second step. 
Simulation shows that this method works but the error voltage caused by the charge 
injection is very sensitive to the intermediate voltage. Also, it is not easy to implement the 
two-step signal. These solutions reduce the maximum possible frequency of operation. 
Therefore, an alternative method should be found to maintain or improve the accuracy 
while increasing the clock signal frequency. 5 
Vclkbig  I 
Mi 
M2 
vs  Velksmali JL  CL 
Figure 2.2: A sample and hold circuit with two switch transistors in parallel 
If a wide transistor is used as the main switch to achieve a sufficiently high value 
of on-conductance and charging speed, a minimum width transistor may be placed in 
parallel with it, which is switched off in a second step only after the channel charge is 
released by the main transistor [3]. The circuit is shown in Figure 2.2. Zero source 
resistance and source capacitance are assumed so that the switch transistor is connected 
directly to the voltage source. During the sample period, both switch transistors are on and 
the output voltage is charged up to the signal voltage Vs within t1, which is determined by 
the transistor size and the signal. Normally t1 is much smaller than the clock period. 
Accurately speaking, the voltage over the load capacitor can approach Vs; however, it 
never reach V. So t1 is usually defined as the time period needed for the circuit for 
obtaining a certain accuracy. Its expression is as follows: 
CL 
t  =  (2.1) 1  Vs Vo gds1+ gds2 
where percent' is the accuracy which the sampled voltage can reach before the wide tran­
sistor opens and V0 is the initial voltage on the load capacitor. 
At the end of the sample stage, the wide switch begins to open first. The equivalent 
lumped model is shown in Figure 2.3. 6 
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Figure 2.3: Equivalent lumped model during the time the wide switch is open. 
The Kirchhoff s current law at node A requires 
dVd  "  (2.2) C  =  idl  Coll' "77 L  dt 
where 
idl  =  Pi(vHT u  t)vd  (2.3) 
'd2 = 132VHTIld 
(2.4) 
(2.5) VHT  = VHVSVT 
In Eqs. (2.3), (2.4) and (2.5), the threshold voltage VT for the two transistors is assumed to 
be the same. vd is the error voltage at node A and Vs is the input voltage. (3 is the transis­
tor conductance coefficient (t Cox  ). U is the gate voltage fall slope dv/dt. L-W 7 
The closed-form solution to Eq. (2.2) before the wide switch opens is 
Cox 1 Co/1 + ircUCL  (Pi +132)VHT)2
vd(t) =  2 exp(131UG  (2.6) 2 131  CL  1311_1  ) 
+ P2)vHT1  + 132)17HT)\ erf 
j2131UCL )  Pi U 
Thus when t 11 =  UT i.e., the wide switch transistor just turns off, 
Con 
Coxi 7:  a'
HT 
2 
41  -) 
V d(t  =  exp 
Y 
(2.7) C  2CLPIU 131  L 
2u) cvLHT)  L213 c21://137: uj) erf(3 
and while the gate voltage is falling from Vs+VT to zero, the error voltage is mainly 
caused by the voltage coupling through the overlapping capacitance. Thus when the wide 
switch is completely open, the error voltage will be 
Con U  Cott U)  132VHT 1) 12)  + (Vd(tii) +  exp(  (2.8) Vd( 12)
CL P2 v HT  P2 v HT' 
where Vcikbig = 0 when t = t12 (Figure 2.4). 
At this point only the small switch transistor is conducting. The load capacitor will 
be charged to the sampled voltage. During this procedure, the small transistor could be 
regarded as a resistor whose resistance is 1 /gds. If the ultimate output voltage is a fraction 
of the input signal, Vs percent2, the charge up time is 
sVs percent2)
t2 =  In  (2.9) vd(t12) gds/ 8 
VA 
Vs 
tVerror 
Vs.  ent 
I  Vs  ilpercent2
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Figure 2.4: Output voltage and corresponding clock signals 
A typical output voltage and corresponding time interval is shown in Figure 2.4. 
The maximum clock frequency is limited by the sum of t1 and t2, if we assume that the 
transition intervals of clock signal can be neglected compared with t1 +t2. 
The final error voltage, decided by the small transistor size, is 
c  Cox2)

UCL(  012
 
411C 
erf  V Colt  + V T)  (2.10) Verror  2132  CL  2 UC L  HT 2132  L 
Verror < 0 means that the final output voltage is less than the sampled voltage. So a 
trade-off has to be made between speed and error voltage. Here, the error voltage is the 
absolute value of Verror. Using Eq. (2.10), we can find a optimal combination of the two 
transistors, i.e., the small transistor decides the final error voltage while both switches will 
determine tl+t2 and the minimum clock period as well. As shown in Eq. (2.1) and Eq. (2.9), 
both t1 and t2 are functions of gdsi and gds2 in the triode region. Therefore, they are affected 
by the size of the two transistors. According to (2.10), Verror is influenced by the slope, U, 9 
of the clock signal and the overdrive of the switch transistor VHT. In the following 
simulations, U is fixed at a high value, 3 V/ns, since a high-speed application is under 
investigation. The input signal is also kept constant for simplicity. 
2.3 Simulations 
The preceding section described the theoretical and quantitative analysis of the 
charge injection in the sample and hold circuit. In this section, MATLAB and HSPICE 
simulation is done to verify the agreement between the model and the real circuit. 
2.3.1 MATLAB Simulation 
Since we have the closed-form solution, we try to find the optimal combination of 
the two switch transistors to meet the speed and accuracy requirement. Here we assumed 
the HP 0.6 um CMOS technology. The input signal is DC 0.5 V. The range of wide switch 
width is from 2.7 [t. m to 42µm. The small one is between 0.9 p. m and 2.7 g m. The load 
capacitor is 1 pF. The lengths of the transistors discussed here are all 0.9 µ m. As mentioned 
in the previous section, the charge times t1 and t2 determine the maximum clock frequency 
for a given switch combination. Their sum is taken as an index for speed, where t1 is 
decided by the size of the two transistors and t2 is decided by the instant error voltage due 
to the opening of the wide switch and the RC constant when only the small transistor is 
closed. The composite index ( t1 + t2)  is the product of the charge up time and the Verror 
error voltage. However, for a specific application, these two indexes should be weighed 
differently. 
In simulation, percents in Eq. (2.1) and percent2 in Eq. (2.9) are both chosen as 
99.9% (10 bit accuracy). We assume that the wide transistor is opened just after the output 
accuracy is reached. Therefore the final error voltage mainly depends on the size of the 10 
small transistor. This situation is not the optimum case in consideration of speed and error 
voltage as discussed later. The simulation results are shown in Figure 2.5. 
According to Figure 2.5 (i), in the optimal combination the small transistor pair has 
the minimum product of error voltage and charging time. This means that if the speed and 
38 
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Figure 2.5: Simulation Results 
i) (t +t2)*Verror  ii) Verror 
Hi) (ti+t2)  I) vd(Vcikbig=0) 11 
error voltage are equally important in an application, the switch transistor pair should be as 
small as possible. If the error voltage is given higher priority, pick the minimum size of the 
transistor and decide if it meets speed specification. If not, do a simulation as in Figure 2.5, 
compare the performance for the independent wider switch and that for a combination of 
minimum transistor and a parallel wider switch. Choose the better one as your circuit 
configuration. 
2.3.2 HSPICE Simulation 
Using HSPICE, we picked the several combinations of the two switch transistors 
and did transient analysis for the sample-and-hold circuit shown in Figure 2.2. Input signal 
is DC 0.5 V and clock signal frequency is 20 MHz. The clock signal and output voltage are 
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Figure 2.6: Simulation comparison for one and two switch scheme 12 
shown Figure 2.6. The charge-up time after the wide switch opened, t2, and the error 
voltage, verror, were measured from Figure 2.6. and put in Table 2.1. 
Table 2.1:Comparison of simulation and analysis 
ti +t2(ns) Vd(Velkbig=°)(MV) 
(W/I-2)  (WW1 
Analysis  Simulation  Analysis  Simulation 
7.5/0.9  20.4  18.6  35.1  33.8 
0.9/0.9  15/0.9  36.0  33.0  37.7  36.3 
30/0.9  59.8  53.7  40.9  40.1 
2.3.3 Summary 
Comparing the simulation result shown in Figure 2.6 with the closed-form solution 
by MATLAB, we get the result in Table 2.1. Despite the discrepancy between the 
simulation and analysis, the charge injection model built in Figure 2.3 gave a good 
approximation of the circuit performance. One of the reasons which cause the disagreement 
is the subthreshold effect which plays a more important role when the load capacitance is 
small [10]. 
2.4 Optimization 
For the simple sample-and-hold circuit, the accuracy and the speed are the most 
important. However, for a specific application, they are given different priorities. 
It may be noticed that the parameter, percents, in Eq. (2.1) was fixed in the previous 
simulation, which means that for different combination of parallel transistors, the wide 
transistor is opened only after output is charged up very near to the sampled signal. In a real 
circuit, this is not necessary since the wide transistor is used only to speed up charging. 13 
When the output capacitor is being charged, the voltage change is decreasing during the 
same period of time. In other word, the charging speed is decreasing as a exponential 
function. At some point, it could be even slower than the charging up speed when only the 
small transistor is closed. Therefore, it is possible that an optimum value of perc,mti exists 
which can make the charging up speed the fastest. This means to choose the optimal instant 
to open the big switch to make the circuit operate faster. 
2.4.1 Error Voltage 
In some high-accuracy applications, the error voltage caused by charge injection 
should be minimized. Therefore, the transistor is chosen as small as possible. Using the two 
clock scheme shown in Figure 2.2., it is possible to speed up the operation. However we try 
to determine when is the best time to open the wide switch. In other word, how to spend the 
shortest time to reach the given accuracy. 
The model in Figure 2.3 with MATLAB is used to do this job. In our simulation, 
the input signal is 0.5 V DC and the high level of clock signal is chosen as 3 V. The goal 
of the error is 0.1%, which means 10-bit accuracy. The simulation results are shown in 
Figure 2.7. 
From (i), it could be concluded that for a given accuracy, the charge-up time, t1 +t2, 
or the maximum clock signal frequency is mainly determined by W2, the small transistor. 
The bigger W2 is, the larger the maximum clock frequency could be. From previous 
simulation results, it is true that the second charge-up period, t2, takes longer time than the 
first one, ti, while it mainly depends on the size of the small transistor. According to 
Figure 2.7 (i), the maximum clock signal can be about 15 MHz (T=70 ns) with the 
minimum error voltage (W2=0.9 gm). It is also concluded that choosing too wide transistor 
does not help the speed improvement. For example, when W2 is 0.9 p, m, the maximum 14 
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Figure 2.7: Optimization for error voltage 
with analytical model 
(i) t1+t2, the shortest time period which the 
output take to reach 99.9% accuracy for 
different big and small transistors; 
(ii) percent', the output voltage in term of 
percentage of the input when the wide 
switch is open corresponding to (i); 
(iii) the time period which the output takes 
to reach 99.9% accuracy for a pair of 
specific transistors. 
w1 is the width of the wide transistor; 
w2 is the width of the small transistor; 
clock frequency could be achieved when W1 is 2.7µm, the smallest of the large transistors 
in our simulation. The reason is that although a bigger W1 could make t1 small, it also 
generates a bigger voltage drop at the output. It will take the small transistor more time to 
recover to the sample voltage, i.e., t2 is bigger. 
According to (ii), percent', the output in term of percentage of the input when the 
wide switch is open corresponding to (i), is in the range of 99.4%-99.8%.(The reason why 15 
the graph looks discrete is that we sweep percent] with fixed step 0.01% to find the shorted 
t1 -Ft2.) It means that if the maximum clock frequency is desired, the wide switch should be 
opened when the output approaches to the input signal. It is reasonable because if the wide 
transistor is opened too early, it leaves more voltage gap for the small transistor to charge. 
It will be slow. If the wide transistor is opened too late, the voltage drop caused by its 
charge injection happens delayed. The output voltage changes a little due to the exponential 
function during the period. So the circuit speeds up a little. Figure 2.7 (iii) shows an 
example. As the wide transistor is open later and later, percents becomes bigger, but to-t2 
decreases until percenti=99.6% and then increases again. 
HSPICE was used to verify the model and the simulation results are used for 
comparison with the results from MATLAB. An example is shown in Figure 2.8. The 
optimum percents is found to achieve the maximum speed. The area included in the circle 
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Figure 2.8: Optimization for error voltage 16 
shows the optimum instant when the wide switch  is  opened. The curve with 
percent1=99.5% is higher than the other two. Since the RC time constant is the same when 
only the small transistor is closed, it is concluded that 99.5% is the best value. It is also 
shown that the error voltage remains almost unchanged with different percent' if the output 
has been charged very near to the input signal before the small switch is opened. For a 
specific combination of Vsrl and W2, the optimal ti-Ft2 can be found in the simulation result 
like Figure 2.8. 
Table 2.2:Optimization by analysis and simulation 
2.7+0.9  6+0.9  12+0.9 
W1 +W2(µ rn) 
analysis  simulation  analysis  simulation  analysis  simulation 
percent' (%)  99.7  99.7  99.7  99.5  99.7  99.0 
t1+t2(ns)  34.0  33.6  32.4  32.3  36.7  37.2 
Table 2.2 shows the comparison of some simulation results with the analysis results 
using the model previously introduced. The model gives us a good approximation for t1 -Ft2. 
By using this model, it is possible to find the proper time instant for opening the wide 
transistor. From Table 2.2 and Figure 2.8, the optimum percent' may be in the range 
99.0%-99.9%. And in this range, t1 and t2 is not very sensitive to when the wide transistor 
is opened. It can been seen that in Figure 2.8 the curves with different percent' are almost 
combined into one when they are approaching the input signal level. 
2.4.2 Fixed Clock Frequency 
In some application, the system has to work at a fixed high frequency. For a sample 
and hold circuit, it means that it is impossible to wait for too long to charge up the load 
capacitor to the input signal level. In this situation, the combination of the big and small 
transistor can be chosen and the time instant when the wide transistor is opened need be 
adjusted so that the minimum error voltage could be achieved for the holding phase. 17 
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As in Section 2.4.1, MATLAB is used to find the optimum transistor pair and time 
instant. Similarly, the input signal is 0.5 V DC, the high level of the clock signal is 3 V, and 
the load capacitor is 1 pF. 
Figure 2.9 (ii) and (iii) indicate that when the optimum error voltage is found for a 
given pair of transistor, the corresponding percenti is also in the range between 99.0 %­
99.9 %. The time period ti when the wide transistor is closed is reduced as the wide 
transistor increases. This means that it is more difficult to control the time instant of 18 
opening the wide switch when its size is too large, because the rising edge of the charge 
curve is very sharp. 
Figure 2.9 (i) shows that the minimum error voltage for a sample-hold circuit 
working in 50MHz clock frequency with 50% duty cycle is about 2% for 0.5 V DC input, 
i.e., 10 mV. The width of the wide transistor is 3.3 g m and the width of the small transistor 
is 1.8 g m. 
The explanation of the curve is the following: we assume that the RC time constant 
for two transistors in parallel is short enough to ensure that in half a clock period, the load 
capacitor could be charged up to the input signal with a certain accuracy. When the width 
of the small transistor is minimum, 0.9 p m in this case, the error voltage is mainly 
determined by the voltage drop when the wide transistor is opened. If the wide transistor is 
small, the voltage drop caused by charge injection of the wide switch is small, which allows 
the small transistor have more time to charge up in a fixed clock period. Thus the error 
voltage is small. When the wide transistor becomes larger, it will generate a large voltage 
drop. Although it could charge up more quickly and it saves some time for the small 
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Figure 2.10:Two cross sections of Figure 2.9 
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transistor to recover, the large voltage drop causes the small transistor to take more time to 
charge the load capacitor to a certain accuracy. So at the end of the clock, the error voltage 
is even larger. That is exactly what (i) of Figure 2.10, tells. 
When the wide transistor is relatively small, the time slot which the large transistor 
left for the small transistor was not big enough to recover to the input voltage level with a 
high accuracy. The error voltage will be decided by two factors. One is the voltage level 
just before the small transistor opens. The other is the voltage drop caused by the charge 
injected from the transistor channel. At first the first error source is dominant. As the small 
transistor increases, the charging speed is faster and the error voltage is smaller. When it 
reaches a critical value, the RC constant is small enough for the small transistor to charge 
the load capacitor to a very high accuracy. The second factor then takes control. The error 
voltage begins to be determined by the charge injection of the small transistor. Therefore 
as W2 increases, the error voltage increases. That is what happens in (ii) of Figure 2.10. 
When the big and small transistor are both relatively big, charging is fast when they 
are both on. After the wide switch opens, the small transistor can make the output recover 
to the input signal quickly. At that time, the error voltage is decided by the charge injection 
of the small transistor. For a given small transistor, the error voltage does not change too 
much, which is also shown in Figure 2.9. 
We can predict that when the wide transistor is very big, the error voltage will be 
increased again, since the voltage drop caused by it is too large for the small transistor to 
charge the load capacitor in a small time period. 
Therefore the optimum pair of the transistor may be several times bigger than the 
minimum transistor. In our case, for 0.5V DC input, the optimum combination is 1.8 gm L 
20 
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Figure 2.11:Hspice simulation result indicating the optimum size of transistor 
pair in a fixed time period 
and 3.3 Ix in, according to the simulation. HSPICE simulation result in Figure 2.11 agrees 
with the prediction. This result also shows that t1 could be controlled since it is around 20% 
of the clock period if its duty cycle is 50%. The error voltage is not very sensitive to t1 in 
this case, because the wide transistor is not very large and the rising edge of the charging 
curve is not too sharp. 
2.4.3 Summary 
The model in Figure 2.3 can be used to predict an optimal combination of parallel 
transistors in purpose of the error voltage or the speed. The HSPICE simulation agrees well 
with the MATLAB analysis using the model (see Table 2.2). 21 
2.5 Experimental Results 
Since a MOSFET array in a IC-package is not available commercially, discrete 
devices had to be used for the verification of the scheme and the model. 
The NTE465 N-channel enhancement-mode MOSFET IC was used as switch 
transistors to build the test circuit (Figure 2.12). Cd was chosen a parallel combination of 
an electrolytic capacitor with 100 1.1 F and a ceramic capacitor 0.01 It F. The electrolytic 
capacitor is used to keep the source voltage of the switch as constant as possible so that the 
input node can be regarded as being connected to an ideal voltage supply. The ceramic 
capacitor is used to filter the high frequency noise. CL is a paper dielectric capacitor with 
1100 pF. It is big enough because the parasitic capacitance of NTE465 is 5 pF according to 
the data sheet and it is much less than CL. The capacitance is also chosen so that the error 
voltage is big enough for measurement. Mreset is a power MOSFET, ZDM4306N, used for 
Vclkbig 
to probe I
M 
M2
 
vs  Cd  Velksmi  CL
  Vreset 
Mreset 
tw
 
Velkbig
 
Velksmall 
Vreset 
Figure 2.12:Test circuit with clock signals 22 
discharging the load capacitor. Since the on drain-to-source resistance of ZDM4306N is 
typically 1 S2 , the discharging speed is very fast compared with the clock period. The two 
clock signals, Vakbig and Vclksmall, are synchronized at the rising edge (Figure 2.12) and 
generated by a HFS 9030 precision pulse generator. Vreset is also synchronized with Vclkbig 
and generated by a HP8112A pulse generator. 
The timing sequence is also shown in Figure 2.12. The input voltage is a 0.4 V DC 
signal from a Tektronix PS503A dual power supply. When Vcikbig and Vciksmaii are both 
high, the load capacitor is charged to the input signal. After both parallel transistors are 
switched off, the load capacitor is discharged by Mreset- The procedure repeats in every 
clock cycle. 
The wide switch was obtained by combining several NTE465 MOSFETs in 
parallel. If these transistors are not too different from each other, the combined transistor 
could be regarded as one MOSFET with the size several times bigger than each one. The 
transconductance of each MOSFETs and on-state drain-to-source resistance were 
measured with a Tektronix 370 programmable curve tracer to show the validity of this 
assumption. The measurement results are shown in Table 2.3. 
Table 2.3:Transconductance and conductance of MOSFETs 
Device No.  1  2  3  4  5 6 
gm(mS)  1.4  1.6  1.5  1.5  1.7  1.5 
gds(mS)  3.7  4.2  3.8  4.0  4.3  4.4 
r0n(f2 )  270  238  263  250  233  227 
Here, gm was measured for Vds = 5 V and gds was measured for Vgs = 3.4 V. As 
shown in Table 2.3, the transconductances and conductances vary in the range of ±10 %. 
Therefore each transistor can be regarded as identical. 23 
2.5.1 One Switch 
First, only one switch was used in the sample and hold circuit (Figure 2.1). 
Different number of MOSFETs were put in parallel. The input was a 0.4 V DC signal. Since 
rim is around 25052 , the RC time constant of this circuit is 0.3.t s. Hence, the clock time-
period is chosen 20p, s, i.e., clock frequency is 50 kHz.The error voltage values are listed 
in Table 2.4. The measurement is made on a Tektronix TDS420A digital oscilloscope 
Table 2.4:Error voltage in one switch scheme 
No. of FETs  1  2  3 4  5 
Verror(mV)  8.9  16.7  24.2  36.0  47.8 
trise(11 s)(*)  2.42  1.23  0.81  0.64  0.50 
(*): trice is the time period when the output voltage is charged from 0 V to 396 mV. 
(Figure 2.13). It shows that the error voltage increases as the number of MOSFETs in 
parallel increases, which agrees to what Eq. (2.10) indicates. The more charge is stored in 
the channel, the more ends up in the load capacitor if the signal source and load capacitance 
remain unchanged. Therefore, it could be concluded that if high accuracy is required and 
the sample-and-hold circuit as Figure 2.1 is used, the switch transistor should be as small 
as possible. Of course the transistor size is also limited by the sampling frequency so that 
RC time constant should be about 1/7 of the clock period [11]. 
According to Eq. (2.1), trise is proportional to the RC time constant when the initial 
and destination voltages are given. In the one-switch scheme, R is the drain-to-source on-
resistance of the switch transistor and thus inversely proportional to the size of the 
transistor. Therefore in our case, tnse is proportional to the number of the transistor. The test 
result agrees well with this statement. 24 
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2.5.2 Two Switches 
The two transistor scheme was also tested as Figure 2.12 shows. The test 
parameters were the same as those used in Section 2.5.1. The pulse width of the clock signal 
for the wide switch, tw, was tuned so that we could get different percents values, which is 
the accuracy the sampled voltage can reach when the wide switch opens. 
2.5.2.1 Error Voltage 
If the accuracy in an application is the highest priority, the minimum transistor size 
has to be chosen. The wide transistor is used to speed up the settling. 
Typical waveforms for the combination with different width of the wide transistors 
are shown in Figure 2.14. From the graph, we can see that the error voltages are almost the 25 
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Figure 2.14:Typical waveforms for the two transistor scheme 
same due to the same small switch while the charging speed is different due to the wide 
transistor. It indicates that the small switch transistor generates the small error voltage due 
to its charge injection while the RC constant is large. The wide transistor can charge faster; 
however, it causes a bigger error voltage. If these two transistors are in parallel, the two 
advantage are combined, the fast speed with small error voltage. This is what was expected. 
Measurements were made to find the optimum instant when to open the wide 
transistor so that the time to reach a given accuracy(99.9%) is the shortest. 
The test results are shown in Table 2.5. Figure 2.15 shows the measurement result 
for '1+1' in MATLAB. The curve does look like that one in Figure 2.7 (iii). 26 
Table 2.5: Test result for the two switch scheme 
Verror(mV)  10.4 
tw (duty)  2%  3%  4%  5%  6% 
1+1(1) 
percent'  88%  92%  96%  98%  99.5% 
2.01  1.85  1.74  1.71  1.80 trise(2)(l1 s) 
Verror(mV)  10.4 
tw (duty)  2 %,  3%  4%  5%  6% 
1+2 
percent'  85%  93%  95%  99.5%  >99.9% 
trise(p. s)  2.0  1.73  1.61  1.47  1.74 
e  or(MV)  10.2 
tw (duty)  2%  3%  4%  5%  6% 
1+3 
percent'  93%  98%  F99.2%  >99.9%  >99.9% 
trise(p, s)  2.12  2.0  :.80  1.98  2.05 1 
Verror(mV)  10.2 
---1 
tw (duty)  2%  3%  4%  5%  6% 
1+4 
percent'  93%  99 0%  >99.9%  >99.9%  >99.9% 
trise(11 s)  2.16  2.04  1.97  2.04  2.08 
Note: 
(1) 1+1 denotes that the narrow switch consists of 1 MOSFETs and the wide one consists of 1; 
(2) trise is the time period when the output voltage is charged from 0 V to 396 mV. 
From these results, we can draw the following conclusions: 
i)  The error voltage is determined by the small switch transistor since the error 
voltage stays unchanged when the different size of wide transistor is applied; 
ii)  It will decrease the charge-up time if the wide switch is opened just after the 
output voltage is approaching the saturation level (input signal). Too long pulse 27 
21 
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width of the clock signal for the wide switch does not improve the speed per­
formance. We can see that trise changes little after percents is larger than 
99.9%. 
iii) Comparing all the trise values in Table 2.5, the minimum charge-up time is 
found when the wide transistor is twice as large as the small one and percents is 
99.5%. The result agrees with the analysis in Section 2.4.2. The optimum is 
achieved when the large transistor is several times wider than the small. The 
statement that "the wider are the transistors in parallel, the faster the circuit is". 
is incorrect. 
2.5.2.2 Clock Frequency 
In some application the clock frequency is fixed and too fast for the minimum 
transistor to settle to the given accuracy within the clock period. If a wider transistor is used, 
however, it will cause a big error voltage, just as shown in Figure 2.16. The measurement 
shows that the error voltages for one switch transistor with 1, 3 and 6 MOSFETs in parallel 
are 68 mV, 22 mV, 52 mV respectively. 28 
only one t rans s tor 
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Figure 2:16:Error voltage with one switch transistor (fs=400 KHz) 
Therefore, an additional transistor in parallel is used to help faster settling. 
Table 2.6 shows the error voltages for different sizes of the wide transistor working at a 
sampling frequency 400 KHz. As expected, the optimum combination of the two transistor 
is '1+3'. The reason we think '1+3' is better than '1+2' although their minimum level is the 
same is that the error voltage is low within a wider range.The measurement shown in 
Figure 2.17 indicates that although a wider transistor could make the circuit settle faster in 
the first period of time, it does generate too big voltage drop due to the charge injection, 
which makes the conducting small transistor not be able to settle to a high enough accuracy. 
It should be mentioned that the error voltage is of the same order as when only the wide 
transistor is used. That is what we suggested in Section 2.3.1, where Figure 2.5 compared 
the performances of the two switch scheme and only one wide switch. The two switch 
scheme is not supposed to make much improvement when the clock frequency is too high. 29 
Table 2.6:Error voltages for fs=400 kHz 
two transistors 
VerrogmV) 
1+1  1+2  1+3  1+4  1+5  1+6 
5%  64  58  36  32  46  44 
10%  56  44  36  24  30  28 
15%  48  34  28  24  26  28 
20%  42  28  22  24  26  28 
duty 
cycle  25%  38  24  22  24  26  32 
30%  32  22  20  24  32  36 
35%  30  22  22  28  36  42 
40%  28  20  24  30  40  52 
45%  28  20  24  30  40  52 
minimum Ven.or  28  20  20  24  26  28 
1
0_ 6 
-.4 
5 0 5 t(us) 
1 ID 
Figure 2.17:Error voltages for two switch transistors 30 
2.6 Summary 
It has been verified by theoretical analysis, circuit simulation and experiments that 
two switch transistors in parallel in a sample and hold circuit shown in Figure 2.1 can be 
expected to achieve high speed with low error voltage. The wide transistor provides low 
RC constant when it is closed and the narrow one ensures a low error voltage. However, 
trade-offs can be made in a specific application. The simplified model proposed in this 
section can help the designer to make the optimum decision. Experimentally the optimum 
size of the wide transistor is several times bigger than the narrow one. 31 
Chapter 3. Charge Injection in a SC Integrator 
The previous chapter dealt with the analysis and measurement of charge injection 
in a simple sample and hold circuit. This chapter describes the analysis and simulation of 
the charge injection of the switches in a stray-insensitive integrator circuit. 
3.1 Introduction 
An integrator is a key block in analog integrated circuits, especially hl switched­
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Figure 3.1: A non-inverting stray-insensitive integrator 
capacitor filters and delta-sigma modulators. It is critical to build an integrator as ideal as 
possible. A switched-capacitor stray-insensitive integrator contains an operational 
amplifier, an integrating capacitor C2, an input capacitor C 1 and four switches with two 
non-overlapping phases 4:01 and 442 as shown in Figure 3.1. There are several error sources 
in this structure. The opamp's finite gain, finite bandwidth and dc offset can reduce the 
integrator's performance. Therefore, some circuit techniques, such as correlated double 
sampling (CDS) and gain-offset-compensation (GOC), were proposed to solve these 
problems. Another error source is non-ideal switches. Normally MOSFETs working in 
their linear region are used as switches. When the overdrive voltage is larger than zero, a 
MOSFET switch can be regarded as a resistor (typically 10052 -1k  ), otherwise the branch 
is cut off. It is generally recognized that parasitic capacitances are present associated with 32 
the desired circuit element and due to the low values of capacitors permitted on an 
integrated circuits, these parasitic capacitances cause unacceptable deviations. All overlap 
Figure 3.2: Parasitic capacitance in the integrator 
capacitances are shown in Figure 3.2 except those which are connected to only ground or 
signal source. 
There are two kinds of capacitances associated with MOSFETs. One is the overlap 
capacitance, which is generated by the overlapping area between the gate and the source/ 
drain diffusion area. The other is the gate-channel capacitance. When the gate voltage is 
dropping, the charge in the these capacitors is moving away. If the fall time of the gate 
voltage is very small, the amount of charges in the channel moving to the drain and source 
can be regarded as the same [2]. To a first order approximation, when the overdrive voltage 
is less than zero, the channel is cut off completely and there is no charge flowing through 
the channel. The remaining charges in Cab have to flow into the feedback capacitor. 
3.2 Charge Transition in the Integrator 
Now we analyze the operation of each switch one by one. When (01 is high, C1 is 
charged to the input voltage. Meanwhile, charge is stored in the channels of SW1 and SW4 
and the overlap capacitors Cib and Cob. It is important to note that the charge related to 
SW1 is signal dependent while that of SW4 is signal-independent. When 4:1 goes low, all 33 
of these charges will be transferred to C1, or to the signal source or to ground. When the 
overdrive voltage of SW1 and SW4 is below zero, the switches are completely open, and 
part of charge in the channels of SW1 and SW4 will be stored on the input capacitor C1. 
Ideally, if the amounts of charges transferred to each side of Cl are equal, they must be 
zero, and the charge transfer described above does not introduce error. Unfortunately, the 
charge transfer at the side of signal source is signal-dependent and at the other side it is 
signal-independent (because voltage levels of the gate, source and drain of SW4 are fixed). 
Therefore the cancellation could not be achieved in reality and an extra charge (positive or 
negative) is stored on C1.But a delayed clocking scheme [3] can be used to eliminate the 
signal-dependent error related to SW1. The clock signals applied to the gates of SW1 and 
SW4 are then (1)1 and 01d (Figure 3.3), which means that the clock signal applied to SW1 
is a delayed version of that of SW4. The key point is that SW4 is opened earlier than SW1. 
When SW4 is opened, part of the channel charge and overlapping charge, - j  q4 , will enter 
C2 
(I)  cl i  Qin
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(ii) Just before 01)2d and 02 goes high. 
Figure 3.3: Sample period of the non-inverting integrator 34 
the input capacitor C1 (Figure 3.3, i), which will cause an error. Here, q4 stands for the 
charge trapped in the switch when SW4 is on and j is the fraction of q4 injected into the 
input capacitor C1. The amount of charge injection is not a function of the signal because 
the gate-to-source voltage is fixed. So the error source can be regarded as a dc offset and 
cancelled by a fully differential configuration. A little later, SW1 will be opened, and since 
the other terminal of C1 is open-circuited (SW3 and SW4 are both open), all the charge in 
the parasitic capacitors will flow back to the signal source. Therefore, the charge on C1 
remains unchanged, Qin + j  q4 , where Qin = CiVin as illustrated in Figure 3.3 (ii). 
After SW1 and SW4 are completely cut off, SW2 and SW3 will be closed. The 
In the end 
q3 Q2 + Qin+ j q4 
At the beginning  02d = 1  r-41" 
C2 Qin +  q4  C3a  c3t, 
114 
Out 
(i) charge transition when sw2 and sw3 are closed 
Q2 + Qin ÷ j q4 k q3 
(1)2d = 1
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(ii) When sw3 is opened. 
Figure 3.4: Integrating period of the non-inverting integrator
 
Note: The amount in parenthesis is the stable value after switch operation
 
rising edges of the clock signals applied to them do not need to be synchronized. After they 35 
are both high, the charge on the input capacitor C1 begins to flow into the integrating 
capacitor C2. However, some charge, q3, is trapped in the channel of SW3 and its parasitic 
capacitors C3a and C3b. Hence, when the charge transition ends, the charge on C2 is 
Q2 + Qin + j  q4  q3 (see Figure 3.4, i). and the output voltage is (Q2 + Qin + j  (i  q3 )/ 
C2 instead of (Q2 + Vin  )/C2 , where Q2 is the charge stored =her in C2. Then the 
gate voltage of SW2 and SW3 goes low, and a fraction of the charge in the SW3 channel 
and its parasitic capacitors, k q3, will be injected to C2, where 0<k<1. How big k is or 
what the distribution of injected charge related to q3 looks like depends on the clock 
waveform, and the impedance seen looking towards the input capacitor C1 and towards the 
opamp. This situation is as discussed in [51 Also, if the gate voltage of SW2 falls earlier 
than that of SW3. the charge injection associated with SW2 will increase the output voltage 
by coupling into C1 and C2. So the clock signal of SW2, 4:02d, has to he a delayed version 
of that of SW3, (1).-, . so that another error source, the injected charge from SW2, could be 
removed. 
Thus, when the next stage is sampling the output, the value of the integrator output 
is (Q2 + Qin + j  q4  k q3 )/C2, where j  q4 and k q3 are the charges injected from the 
channel and overlapping capacitances of SW4 and SW3. As we can see, the two error 
sources can be made to cancel each other if the delayed clock scheme is used. They are 
time-invariant and signal-independent and hence will not cause harmonic distortion. 
Simulations (Figure 3.5) show that the charge injection related to SW1 and SW2 
does not cause output error if the delayed clock scheme is used. In the simulation, a dc input 
of 0.1 V is applied to a non-inverting integrator shown in Figure 3.1, with C1 = C2 = 1 pF 
and sampling frequency is 5 MHz. Each curve stands for a pair of SW1 and SW2 with 
1:1 different widths (the channel length of all the devices is 0.9 1.t m). Q2 = 0 was assumed. 
SW3 and SW4 are assumed ideal. 36 
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Figure 3.5: Charge injection of SW1 and SW2 
(above) output signal; (below) clock signal 
According to the analysis above, the charge injection related to SW3 and SW4 is 
signal-independent. Therefore, after the two capacitors are chosen, it is possible to find a 
pair of transistors which will contribute the same amount of charges to the integrating 
capacitor with opposite signs. Thus, they are cancelled in the first older. Figure 3.6 shows 
that a pair of transistors (SW4=1.2u/0.9u, SW3=0.9u/0.9u) can be found for cancellation in 
a specific fabrication process, HP 0.6um CMOS technology. Before SW3 is opened, the 
output voltage will be stabilized at  (Qin  j  q4  q3 )/C2. If we want the output voltage 
during the holding period to be accurate as with ideal switches, j  q4 should be equal to 
k q3  . Since the charge stored in the channel of SW4 is more likely to flow back to ground, 
j tends to be a little less than k. Hence, the size of SW4 should be a little larger than SW3. 
Just before SW3 opens, the output level, (Qin + j  q4  q3 )/C2, is a little below the ideal 
voltage. When SW3 cuts off, a fraction of q3 will flow back to the input capacitor and the 
other part will disperse to the output and it generates a voltage jump. Now in the holding 
phase, the output voltage could turn out to be accurate due to the charge injection. V 
14 
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Figure 3.8: Simulation result of Figure 3.7 
(above) output signal, (below) clock signal 
will be trapped in the channel of SW3 as previously explained. If the amount is more than 
j  q4 , the maximum output signal voltage will be less than the ideal value. When the 
switch is opened, part of trapped charge will be injected into the feedback capacitor. Some 
of charge which contains input signal will be injected into the input capacitor. Since k is 
constant for a given circuit, the wider the width of transistor SW3 is, the more of the input 
signal charge is lost. Figure 3.9 shows what happens when SW3 is wide, for Vin = 0.1 V. 
This situation also happens for the two-switch scheme when both transistors SW3 
and SW3a are on. The two switches can be regarded as one with the total width of the two. 
If the wide switch leaves a large voltage gap for the small one to settle, the circuit will be 
worse in speed rather than better. As shown in Figure 3.10, the two-switch scheme does not 
help the circuit. Although a wide switch has a smaller RC constant, the circuit speed is still 40 
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Figure 3.9: The problem caused by too wide SW3 with SW4=1.2/0.9 
low since the output saturates at a much lower level. The voltage difference left for settling 
by the small switch is even larger. 
Therefore, a not too wide transistor should be used to help the small transistor to 
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Figure 3.10:The same problem for the two switch scheme 
(above) output signal; (below) clock signal 41 
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Figure 3.1 1:Choice of the clock duty cycles for the wide transistor in two switch scheme 
(above) output signal, (below) clock signal 
settle at the beginning of the sample phase, and the wide transistor should be opened before 
Vout saturates. As shown in Figure 3.11, there are three curves corresponding to different 
clock duty cycles for the wide transistor in the two switch scheme. The first two does help 
to speed up settling, however, the third one shows that the wide transistor opens too late 
because it has begun to saturate. 
3.4 Summary 
Delayed clock scheme can be used to make charge injection signal-independent in 
a basic integrator structure. Using two transistors with different sizes and clock duty cycles 
in parallel can take advantage of fast speed from the wide transistor and a small error charge 
injection from the small transistor. However, the combination of the two devices, including 
the size and clock duty cycles, should be chosen carefully to achieve the improvement. 42 
Chapter 4. Summary and Future Work 
4.1 Summary 
In this thesis, a method is described and analyzed for reducing the charge injection 
error in a switched-capacitor circuit while increasing the operation frequency. pIt has a 
wider transistor in parallel with a minimum-size switch transistor; the wide transistor helps 
fast settling and the minimum-size transistor reduces charge injection. This idea is applied 
to a simple sample-and-hold circuit and a basic integrator circuit. A simplified lumped 
model was constructed for the sample-and-hold circuit to find the optimum combination of 
these two transistors. 
A simple sample-and-hold circuit was built on a PCB board using discrete devices. 
The test results agreed well to what the simulation predicts. To achieve optimum 
performance, the width of the large transistor must be several times wider than that of the 
other switch transistor. Speed can be increased by 40%-80% compared to only using a 
minimum-size switch transistor. 
The two switch transistors in parallel can also be used in a non-inverting integrator 
circuit with the delayed clock scheme. However, the sizes and the clock duty-cycles should 
be chosen carefully for achieving the better performance. 
4.2 Future Work 
Nonlinearity  is  another  important  issue  in  switched-capacitor  circuits. 
Transmission gates can be used to increase the input range and improve the linearity of the 
circuits. The circuit performance using transmission gates in parallel can be investigated 
using the lumped model. 43 
Since the performance of the circuit which the thesis introduces and analyzes is still 
not optimum, other circuit structures should be searched for to reduce charge injection in 
high-speed high-performance applications. 44 
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